

**CERTIFIED COPY OF  
PRIORITY DOCUMENT**

EXPRESS MAIL NO.  
EV449560063US

**REGISTRY OF PATENTS  
SINGAPORE**


This is to certify that the annexed is a true copy of following application as filed with the Registry.

Date of Filing : 4 APRIL 2003

Application Number : 01780-3

Applicant(s) /  
Proprietor(s) of Patent : STMICROELECTRONICS ASIA PACIFIC  
PTE LTD

Title of Invention : METHOD AND APPARATUS FOR  
PERFORMING MODULAR ARITHMETIC



*Sharmaine Wu*

SHARMAINE WU (Ms)  
Assistant Registrar  
for REGISTRAR OF PATENTS  
SINGAPORE

8 APRIL 2004

**BEST AVAILABLE COPY**

**PATENTS FORM 1**

Patents Act  
(Cap. 221)  
Patents Rules  
Rule 19

**INTELLECTUAL PROPERTY OFFICE OF SINGAPORE****\*ACTION\*****REQUEST FOR THE GRANT OF A PATENT UNDER  
SECTION 25****101101**

\* denotes mandatory fields

**1. YOUR REFERENCE\*****1012541/STMicroelectronics/MK/gk****2. TITLE OF  
INVENTION\*****METHOD AND APPARATUS FOR PERFORMING MODULAR  
ARITHMETIC****3. DETAILS OF APPLICANT(S)\* (see note 3)**

Number of applicant(s)

**1****(A) Name****STMICROELECTRONICS ASIA PACIFIC PTE LTD  
(a private limited company incorporated in the Republic of Singapore)****Address****28 Ang Mo Kio Industrial Park 2  
Singapore 569508****State**

Country

**SG****For corporate applicant****For individual applicant****State of incorporation**

State of residency

**Country of incorporation****SG**

Country of residency

**For others (please specify in the box provided below)****(B) Name****Address****State**

Country



\*G00001\*

For corporate applicant

For individual applicant

State of incorporation

State of residency

Country of incorporation

Country of residency

For others (please specify in the box provided below)

(C) Name

Address

State

Country

For corporate applicant

For individual applicant

State of incorporation

State of residency

Country of incorporation

Country of residency

For others (please specify in the box provided below)

Further applicants are to be indicated on continuation sheet 1

---

#### 4. DECLARATION OF PRIORITY (see note 5)

A. Country/country designated

DD MM YYYY

File number

Filing Date

B. Country/country designated

DD MM YYYY

File number

Filing Date

Further details are to be indicated on continuation sheet 6

---

#### 5. INVENTOR(S)\* (see note 6)

A. The applicant(s) is/are the sole/joint inventor(s)

Yes

No

B. A statement on Patents Form 8 is/will be furnished

Yes

No

**6. CLAIMING AN EARLIER FILING DATE UNDER (see note 7)**

section 20(3)

section 26(6)

section 47(4)

Patent application number

DD MM YYYY

Filing Date

Please mark with a cross in the relevant checkbox provided below  
(Note: Only one checkbox may be crossed.)

Proceedings under rule 27(1)(a)

DD MM YYYY

Date on which the earlier application was amended

Proceedings under rule 27(1)(b)

**7. SECTION 14(4)(C) REQUIREMENTS (see note 8)**

Invention has been displayed at an international exhibition. Yes

No

**8. SECTION 114 REQUIREMENTS (see note 9)**

The invention relates to and/or used a micro-organism deposited for the purposes of disclosure in accordance with section 114 with a depositary authority under the Budapest Treaty.

Yes

No

**9. CHECKLIST\***

(A) The application consists of the following number of sheets

I.	Request	5	Sheets
II.	Description	15	Sheets
III.	Claim(s)	2	Sheets
IV.	Drawing(s)	3	Sheets
V.	Abstract (Note: The figure of the drawing, if any, should accompany the abstract)	1	Sheets
Total number of sheets		26	Sheets

(B) The application as filed is accompanied by.

Priority document(s)

Translation of priority document(s)

Statement of inventorship  
& right to grant

International exhibition certificate

**10. DETAILS OF AGENT (see notes 10, 11 and 12)**

Name

Firm

DONALDSON & BURKINSHAW

**11. ADDRESS FOR SERVICE IN SINGAPORE\* (see note 10)**

Block/Hse No.

Level No.

Unit No./PO Box

3667

Street Name

Building Name

Postal Code

905667

**12. NAME, SIGNATURE AND DECLARATION (WHERE APPROPRIATE) OF APPLICANT OR AGENT\* (see note 12)**  
(Note: Please cross the box below where appropriate.)

I, the undersigned, do hereby declare that I have been duly authorised to act as representative, for the purposes of this application, on behalf of the applicant(s) named in paragraph 3 herein.

DONALDSON & BURKINSHAW

Name and Signature

DD MM YYYY

04 04 2003

**NOTES:**

1. This form when completed, should be brought or sent to the Registry of Patents together with the rest of the application. Please note that the filing fee should be furnished within the period prescribed
2. The relevant checkboxes as indicated in bold should be marked with a cross where applicable.
3. Enter the name and address of each applicant in the spaces provided in paragraph 3.  
Where the applicant is an individual
  - Names of individuals should be indicated in full and the surname or family name should be underlined.
  - The address of each individual should also be furnished in the space provided
  - The checkbox for "For individual applicant" should be marked with a cross.
- Where the applicant is a body corporate
  - Bodies corporate should be designated by their corporate name and country of incorporation and, where appropriate, the state of incorporation within that country should be entered where provided.
  - The address of the body corporate should also be furnished in the space provided.
  - The checkbox for "For corporate applicant" should be marked with a cross.
- Where the applicant is a partnership
  - The details of all partners must be provided. The name of each partner should be indicated in full and the surname or family name should be underlined.
  - The address of each partner should also be furnished in the space provided
  - The checkbox for "For others" should be marked with a cross and the name and address of the partnership should be indicated in the box provided.
4. In the field for "Country", please refer to the standard list of country codes made available by the Registry of Patents and enter the country code corresponding to the country in question.
5. The declaration of priority in paragraph 4 should state the date of the previous filing, the country in which it was made, and indicate the file number, if available. Where the application relied upon in an International Application or a regional patent application e.g. European patent application, one of the countries designated in that application [being one falling under section 17 of the Patents Act] should be identified and the country should be entered in the space provided.
6. Where the applicant or applicants is/are the sole inventor or the joint inventors, paragraph 5 should be completed by marking with a cross the 'YES' checkbox in the declaration (A) and the 'NO' checkbox in the alternative statement (B). Where this is not the case, the 'NO' checkbox in declaration (A) should be marked with a cross and a statement will be required to be filed on Patents Form 8.
7. When an application is made by virtue of section 20(3), 26(6) or 47(4), the appropriate section should be identified in paragraph 6 and the number of the earlier application or any patent granted thereon identified. Applicants proceeding under section 26(6) should identify which provision in rule 27 they are proceeding under. If the applicants are proceeding under rule 27(1)(a), they should also indicate the date on which the earlier application was amended.
8. Where the applicant wishes an earlier disclosure of the invention by him at an International Exhibition to be disregarded in accordance with section 14(4)(c), then the 'YES' checkbox at paragraph 7 should be marked with a cross. Otherwise, the 'NO' checkbox should be marked with a cross.
9. Where in disclosing the invention the application refers to one or more micro-organisms deposited with a depository authority under the Budapest Treaty, then the 'YES' checkbox at paragraph 8 should be marked with a cross. Otherwise, the 'NO' checkbox should be marked with a cross. Attention is also drawn to the Fourth Schedule of the Patents Rules.
10. Where an agent is appointed, the fields for "DETAILS OF AGENT" and "ADDRESS FOR SERVICE IN SINGAPORE" should be completed and they should be the same as those found in the corresponding Patents Form 41. In the event where no agent is appointed, the field for "ADDRESS FOR SERVICE IN SINGAPORE" should be completed, leaving the field for "DETAILS OF AGENT" blank.
11. In the event where an individual is appointed as an agent, the sub-field "Name" under "DETAILS OF AGENT" must be completed by entering the full name of the individual. The sub-field "Firm" may be left blank. In the event where a partnership/body corporate is appointed as an agent, the sub-field "Firm" under "DETAILS OF AGENT" must be completed by entering the name of the partnership/body corporate. The sub-field "Name" may be left blank.
12. Attention is drawn to sections 104 and 105 of the Patents Act, rules 90 and 105 of the Patents Rules, and the Patents (Patent Agents) Rules 2001.
13. Applicants resident in Singapore are reminded that if the Registry of Patents considers that an application contains information the publication of which might be prejudicial to the defence of Singapore or the safety of the public, it may prohibit or restrict its publication or communication. Any person resident in Singapore and wishing to apply for patent protection in other countries must first obtain permission from the Singapore Registry of Patents unless they have already applied for a patent for the same invention in Singapore. In the latter case, no application should be made overseas until at least 2 months after the application has been filed in Singapore, and unless no directions had been issued under section 33 by the Registrar or such directions have been revoked. Attention is drawn to sections 33 and 34 of the Patents Act.
14. If the space provided in the patents form is not enough, the additional information should be entered in the relevant continuation sheet. Please note that the continuation sheets need not be filed with the Registry of Patents if they are not used.



\*G00002\*



\*159159\*

-1-

## METHOD AND APPARATUS FOR PERFORMING MODULAR ARITHMETIC

### Background of the invention

Many electronic interactions require the provision of a certain level of security to

5 ensure that the data contained in a message transfer is difficult to intercept and decode, and/or is capable of being verified as being genuine. To achieve these ends, it is possible to encrypt data according to one of many possible schemes. A popular scheme is called public key cryptography (e.g. PGP). Public key cryptography enables a particular message to be encoded according to an individual's private key

10 and a third party's public key – both are long fixed numbers. The message may then be decoded by the third party through use of their private key. In this way, each party may keep their private key secret and thus control who is able to receive and decode any given message.

15 One of the key elements of encryption systems is the ability to be able to perform modular arithmetic. The basic calculation which is performed may be written as :

$$S = AB \bmod N \quad (1)$$

20 where  $A$ ,  $B$  and  $N$  are large numbers, typically including many hundreds of digits.

Cryptography systems are generally mathematically complex and can pose a high computational overhead on any system which implements them.

### 25 Description of the Prior Art

Prior art systems for performing modular arithmetic make use of Montgomery's theorem, which has been used in many software and hardware implementations of modular arithmetic algorithms. Implementations using Montgomery's theorem are able to compute a value for  $S$  without first multiplying  $A$  and  $B$  and then dividing by

30  $N$ . Most of the hardware implementations rely on an iterative approach which decomposes  $A$  into  $k$  blocks of  $p$  bits to limit the size of the hardware operators required. Further advances have used a serial architecture to further reduce the circuit size. Such architectures are generally based around two serial multipliers, FIFO elements and the pre-computation of a constant  $J_0$ , such that :

$$J_0 \cdot N \equiv -1 \pmod{2^p} \quad (2)$$

5  $k$  and  $p$  are both positive integers, and the binary representation of a positive integer  $X$ , where  $X < 2^{kp}$  may be given by:

$$X = \sum_{i=0}^{k-1} X[i]2^i \quad (3)$$

where  $0 \leq X[i] < 2$ , i.e.  $X$  may be either 0 or 1.

10 Throughout this specification, square brackets [ ] refer to a particular bit position in a multi-bit word e.g.  $X[i]$  refers to the  $i^{\text{th}}$  bit of word  $X$ . Angle brackets  $\langle \rangle$  refer to a particular block of a multi-bit word e.g.  $X\langle i \rangle$  refers to the  $i^{\text{th}}$  block of word  $X$ . Parentheses ( ) refer to the value of a word at a particular iteration of a loop function e.g.  $X(i)$  refers to the value of word  $X$  at the  $i^{\text{th}}$  iteration.

A definition for  $X[j:k]$ , where  $j > k$ , is that  $X$  is a positive integer having a total length of  $j+1-k$  bits, such that  $X[j]$  is the MSB and  $X[k]$  is the LSB.

20 The base  $2^p$  representation of  $X$  is given by:

$$X = \sum_{i=0}^{k-1} X\langle i \rangle 2^i \quad (4)$$

where  $0 \leq X\langle i \rangle < 2^p$

25 In the following description, it is assumed that  $N$  is an odd integer such that  $2^{p(k-1)} < N < 2^{kp}$ , and that both  $A$  and  $B$  are less than  $N$ . A  $p$ -bit constant,  $J_0$ , is thus defined as:

$$J_0 \cdot N\langle 0 \rangle \equiv -1 \pmod{2^p} \quad (5)$$

$N$  is the modulus number which is used in all public key cryptography systems. It is defined as the product of two large prime numbers (i.e.  $>>2$ ) and must therefore be odd.

5 The prior art hardware implementation of the Montgomery theorem may be described by the following pseudo-code.

```
1.  procedure MM-BASIC( $A, B, N$ )
2.     $S(-1) = 0$ 
10   3.   for  $i = 0$  to  $k - 1$ 
4.      $T = S(i - 1) + A(i)B$ 
5.      $Y_0 = (T, J_0) \bmod 2^p$ 
6.      $S(i) = (T + NY_0)/2^p$ 
7.     if  $S(i) \geq N$  then  $S(i) = S(i) - N$ 
15   8.   end for
```

The implementation of this pseudo code in hardware is shown in a simplified form in Figure 1. The architecture is constructed in serial form so that one bit of the solution is generated for each clock cycle. Such an architecture, as opposed to a parallel one, minimises the amount of hardware required at the expense of speed.

The circuit of figure 1 is arranged to receive five different input signals:  $A[i]/k$  200;  $B[t]/t$  205;  $S(i-1)$  210;  $GE(i-1)$  215; and  $N[t]/t$  220.

25 Serial Multiplier 110 accepts as inputs, a fixed  $p$ -bit word,  $A(i)$  produced by register 105, and a one-bit data stream  $B[t]/t$  205. It then acts to produce the output,  $(A(i).B)$ , one bit at a time.

30 Multiplier 110 is configured internally as shown in Figure 2. The two inputs are the output 340 of register 105 and  $B[t]/t$  205. The two inputs 205, 340 are ANDed together in AND gate 300. The result of this operation is fed into Carry Save Adder 310, along with two other inputs. The first of these other inputs is the carry output (C) derived from the fed back output from  $p$ -bit register 315. The other input to the Adder is

derived from the result output (R) of  $p$ -bit register 320 which has been divided by 2 in divider 305. Registers 315, 320 are positioned immediately after the Carry Save Adder 310 and each receives one of the twin outputs produced by the adder.

5 The Carry Save Adder 310 is arranged to transform a sum of three numbers into a sum of two numbers such that :

$$2.C + R = X + Y + Z \quad (6)$$

10 The Carry Save Adder 310 computes  $C(t)$  and  $R(t)$  based on the following bitwise Boolean equations.

$$C(t) = (C(t-1) \text{ OR } R(t-1) / 2) \text{ AND } (C(t-1) \text{ AND } B[t].A(i)) \text{ AND } (R(t-1) / 2 \text{ AND } B[t].A(i)) \quad (7)$$

$$15 \quad R(t) = C(t-1) \oplus R(t-1) / 2 \oplus B[t].A(i) \quad (8)$$

In a simplified notation:

$$C(t), R(t) = \text{SERIAL\_MULT}(B[t].A(i), C(t-1), R(t-1)) \quad (9)$$

20

The procedure MM\_BASIC, already shown, may be written in a form which shows the serial operations explicitly:

1. **procedure** MM-SERIAL( $A, B, N$ )
- 25 2.  $S(-1) = 0$
3.  $GE(-1) = 0$
4. **for**  $i = 0$  **to**  $k-1$ 
  - 5. #computation of  $Y_0$
  - 6. **for**  $t = 0$  **to**  $p-1$ 
    - 30 7.  $C_{S1}(t), R_{S1}(t) = \text{SERIAL\_SUB}(C_{S1}(t-1), GE(i-1) \cdot N[t], S(i-1)[t])$
    - 8.  $C_{M1}(t), R_{M1}(t) = \text{SERIAL\_MULT}(B[t] \cdot A(i), C_{M1}(t-1), R_{M1}(t-1))$
    - 9.  $C_{A1}(t), R_{A1}(t) = \text{SERIAL\_ADD}(C_{A1}(t-1), R_{M1}(t)[0], R_{S1}(t))$
    - 10.  $C_{M2}(t), R_{M2}(t) = \text{SERIAL\_MULT}(R_{A1}(t) \cdot J_0, C_{M2}(t-1), R_{M2}(t-1))$

```
11.       $Y_0[t] = R_{M2}(t)$ 
12.      end for
13.      # mail loop: computation of  $S(i)$ 
14.      for  $t = 0$  to  $kp+p-1$ 
5 15.           $C_{S1}(t), R_{S1}(t) = \text{SERIAL\_SUB}(C_{S1}(t-1), GE(i-1) \cdot N[t], S(i-1)[t])$ 
16.           $C_{M1}(t), R_{M1}(t) = \text{SERIAL\_MULT}(B[t] \cdot A(t), C_{M1}(t-1), R_{M1}(t-1))$ 
17.           $C_{A1}(t), R_{A1}(t) = \text{SERIAL\_ADD}(C_{A1}(t-1), R_{M1}(t)[0], R_{S1}(t))$ 
18.           $C_{M2}(t), R_{M2}(t) = \text{SERIAL\_MULT}(R_{A1}(t) \cdot J_0, C_{M2}(t-1), R_{M2}(t-1))$ 
19.           $C_{A2}(t), R_{A2}(t) = \text{SERIAL\_ADD}(C_{A1}(t-1), R_{M2}(t)[0], R_{A1}(t))$ 
10 20.           $S(i)[t-p] = R_{A2}(t)$ 
21.           $SGE(t) = \text{SERIAL\_GE}(SGE(t-1), N[t-p], S(i)[t-p])$ 
22.      end for
23.       $GE(i) = SGE(kp+p-1)$ 
24.      end for
```

15

The total number of clock cycles required to compute the result according to the above scheme is  $k(kp+2p)$ .

#### Summary of the Present Invention

20 In a first broad form the present invention provides Apparatus having inputs A, B and N, and an output S, said apparatus being arranged to perform a modular operation,  $S=A \cdot B \bmod N$ , the apparatus including a 2-stage Carry Save Adder (2-CSA) and a 1-stage Carry Save Adder (1-CSA), the 2-CSA being arranged to receive 5 input signals:

25

- $U_0$ , being the partial product of N and  $Y_0$ ;
- $U_1$ , being the subtraction of a previous version of S and  $U_6$  wherein  $U_6$  is either N or 0 depending on the value of the comparison between the result of the previous iteration and N.

30

- $U_2$ , being the partial product of B with the current version of A;
- $U_3$ , being  $S/2$
- $U_4$ , being the carry output of the 1-CSA;

where result and carry outputs of the 2-CSA form two of three inputs to the 1-CSA, wherein the result (R) output of the 1-CSA is the desired result (S), and the third input to the 1-CSA is a compensation signal arranged to allow S to be calculated without knowing the constant  $J_0$ , where  $J_0N<0> = -1 \bmod 2^p$ , where p is a block length into which A is sub-divided.

5 In a second broad form, the present invention provides An iterative method of performing a modular operation of  $S = A \cdot B \bmod N$ , where A, B and N are encoded as multi-bit digital words, including the following steps:

10

- a) setting  $S(-1)$  to 0, and i to 0
- b) setting  $S(i)$  to  $(S(i-1) + A<i>B + NY_0)/2^p$
- c) setting  $S(i)$  to  $(S(i) - N)$  if  $S(i) \geq N$
- d) repeating steps b) and c) k times.

15

wherein:

i is a loop counter;

k is a number of blocks of p bits length into which A is divided;

$Y_0 = ((T \cdot J_0) \bmod 2^p)$ ;

20

$J_0N = -1 \bmod 2^p$ ; and

$Y_0$  is calculated one bit at a time, based on the fact that  $(T + NY_0)$  is a multiple of  $2^p$ .

Other features and benefits of the invention will become apparent in the following

25 description of various embodiments of the invention.

#### **Brief Description of the Drawings**

For a better understanding of the present invention and to understand how the same

may be brought into effect, the invention will now be described by way of example

30 only, with reference to the appended drawings in which:

Figure 1 shows a simplified prior art circuit for implementing modular arithmetic according to Montgomery's theorem;

Figure 2 shows a prior art serial/parallel multiplier or carry save adder;

Figure 3 shows a merged multiplier as used in embodiments of the invention; and

5 Figure 4 shows a hardware implementation according to an embodiment of the invention.

#### **Detailed Description of the Preferred Embodiments**

The present invention retains a serial architecture to accomplish the calculation, but 10 embodiments of the invention do not require pre-knowledge of the constant,  $J_0$ . Embodiments of the invention calculate  $Y_0 = ((T \cdot J_0) \bmod 2^p)$  one bit at a time, based on the fact that  $(T + NY_0)$  must be a multiple of  $2^p$ . In this way, the complex mathematical functions required to pre-compute  $J_0$  can be dispensed with.

15 With this implicit knowledge, the procedure MM-BASIC described previously, may now be written as MM-SIMPLE:

```
1. procedure MM-SIMPLE(A, B, N)
2. S(-1) = 0
20 3. for i = 0 to k-1
4.     S(i) = (S(i-1) + A(i)B + NY0)/2p
5.     if S(i) ≥ N then S(i) = S(i) - N
6. end for
```

25 The above serial implementation of MM-SIMPLE is more efficient than the prior art implementation of MM-BASIC as the two multipliers required in the prior art can be merged into a single multiplier in embodiments of the invention. The gain, in terms of fewer components, is a total of  $2p$  registers plus the two serial adders 120 and 155. The removal of the need for these components removes a significant amount of 30 circuitry, and thus the resulting architecture requires less space and consumes less power to achieve the same result. It also calculates the result in fewer clock cycles.

Figure 3 shows the resultant hardware implementation which may be used to perform the steps of procedure MM-SIMPLE presented above.

5  $Y_0$  is computed bit by bit during the first  $p$  cycles of the loop, starting at line 15 of the procedure MM-SERIAL. Assuming that at cycle  $q < p$ , the bits  $0, 1, \dots, q-1$  have already been computed, leaving only bit  $q$  to be discovered.

10 According to embodiments of the present invention, if, at cycle  $q$ , the LSB of the 2-stage Carry Save Adder shown in Figure 3 is '1', then  $N[q:0]$  is added to the intermediate result, and  $Y_0[q] = 1$ .

This may be proved as follows. At the  $q^{\text{th}}$  step, the intermediate values from the first Carry Save Adder may be given as :

15  $S = 2C + R \quad (10)$

$$= (A(i).B[q:0] + Y_0[q-1:0].N[q:0] + S(i-1)[q:0]) / 2^q \quad (11)$$

Assuming that the  $q^{\text{th}}$  bit of  $Y_0$  is a '1', then the above equation may be re-written as:

$$S' = (A(i).B[q:0] + (2^q + Y_0[q-1:0]).N[q:0] + S(i-1)[q:0]) / 2^q \quad (12)$$

20  $= S + N[q:0] \quad (13)$

As the LSB of  $N$  is always 1, since it is a large prime number and, therefore, odd, then from the above equations, it can be seen that the LSBs of  $S$  and  $S'$  are always inverted. Therefore, it is possible to guarantee that the LSB of the result is 0 in the 25 first  $p$  steps by choosing either  $S$  or  $S'$ . The choice of  $S'$  implies that the  $q^{\text{th}}$  bit of  $Y_0$  must be forced to equal 1.

The above step is repeated at each cycle  $q < p$ , so that at the end all bits of  $Y_0$  are discovered.

30 The procedure, MM-SERIAL-SIMPLE shown below is a pseudo-code implementation of an embodiment of the present invention, and is a version of the previously presented MM-SERIAL adapted according to the above results.

```
1.  procedure MM-SERIAL-SIMPLE( $A, B, N$ )
2.   $S(-1) = 0$ 
5  3.   $GE(-1) = 0$ 
4.  for  $i = 0$  to  $k-1$ 
5.      # main loop: computation of  $S(i)$ 
6.      for  $t = 0$  to  $kp+p-1$ 
7.           $C_{S1}(t), R_{S1}(t) = \text{SERIAL\_SUB}(C_{S1}(t-1), GE(i-1) \cdot N[t], S(i-1)[t])$ 
10  8.           $C_{int}, R_{int} = \text{2-STAGE\_CSA}(B[t] \cdot A(i), C_M(t-1), R_M(t-1)/2, N[t] \cdot Y_0)$ 
9.          if  $t < p$  and  $R_{int}[0] = 1$  then
10.              $C_M(t), R_M(t) = \text{CSA}(N[t:0], C_{int}, R_{int})$ 
11.              $Y_0[t] = 1$ 
12.         else
15  13.              $C_M(t), R_M(t) = C_{int}, R_{int}$ 
14.         end if
15.          $S(i)[t-p] = R_M(t)[0]$ 
16.          $SGE(t) = \text{SERIAL\_GE}(SGE(t-1), N[t-p], S(i)[t-p])$ 
17.     end for
20  18.      $GE(i) = SGE(kp+p-1)$ 
19. end for
```

The conditional statement at line 9 of the above procedure may be considered to trigger a compensation event which, if  $t < p$  and  $R_{int}[0] = 1$ , causes the value of register 525  $N_{del}$  to be applied to the input of the 1-stage CSA (1-CSA) 540. If the condition is not satisfied, then the C and R outputs of the 2-stage CSA (2-CSA) 520 merely feed straight into the 1-CSA and no compensation is performed.

It is the addition of the compensation function which directly removes the need to explicitly compute  $J_0$ .

In figure 4, the compensation function is implemented by register 525, AND gate 530, MUX 535. The MUX 535 effectively performs the conditional IF statement of line

9 of MM-SERIAL-SIMPLE, and if  $R_{int}[0]$  is equal to 1, then the contents of register 525 is applied to 1-CSA 540.

The above procedure (MM-SERIAL-SIMPLE) is further explained in the procedure below (MM-SERIAL-SIMPLE\_enhanced), which includes further details on selected

5 ones of the internal signal nets.

These internal nets are labelled from  $U_0$  to  $U_8$  and directly correspond with selected internal nets shown in Figure 4.

```
10  1.  procedure MM-SERIAL-SIMPLE_enhanced( $A, B, N$ )
  2.   $S(-1) = 0$ 
  3.   $GE(-1) = 0$ 
  4.   $A_{next} = A[p-1:0]$ 
  5.  for  $i = 0$  to  $k-1$ 
15  6.      # main loop: computation of  $S(i)$ 
  7.       $N_{del} = 0$ 
  8.       $Y_0 = 0$ 
  9.       $R = 0$ 
10.      $C = 0$ 
20  11.      $A_{current} = A_{next}$ 
  12.      $A_{next} = A[(i+1)p-1:(i+1)p]$ 
  13.     for  $t = 0$  to  $k_p+p-1$ 
  14.          $U_0 = AND2(N[t], Y_0)$ 
  15.          $U_6 = AND1(GE(i-1), N[t])$ 
25  16.          $U_1 = SUB1(U_6, S(i-1[t]))$ 
  17.          $U_2 = AND3(B[t], A_{current})$ 
  18.          $U_3 = R/2$ 
  19.          $U_4 = C$ 
  20.          $C_{int}, R_{int} = 2\text{-STAGE-CSA}(U_0, U_1, U_2, U_3, U_4)$ 
30  21.          $U_7 = MUX(R_{int}[0], 0)$ 
  22.          $U_5 = AND4(U_7, N_{del})$ 
  23.         if  $t < p$  then
  24.              $Y_0[t] = U_7$ 
  25.              $N_{del}[t] = N[t]$ 
```

```
26.       $U_8 = 0$ 
27.      else
28.          #  $N_{del}$  acts as a shift register
29.           $U_8 = N_{del}[0]$ 
5 30.           $N_{del} = N_{del}/2$ 
31.           $N_{del}[p-1] = N[t]$ 
32.      endif
33.       $C, R = \text{CSA}(U_5, C_{int}, R_{int})$ 
34.       $S(i)[t] = R[0]$ 
10 35.       $SGE(t) = GE(U_8, R[0])$ 
36.      end for
37.       $GE(i) = SGE(kp+p-1)$ 
38.  end for
```

15 As an example, presented below are details of how an embodiment of the invention operates on some sample input data. The following inputs are provided, in 32-bit format:

$A = C7197F0E$   
 $B = CCEFBAE4_77AF9EE5_848D8AE6$   
20  $N = D077EC53_F4AA27A4_D7816723$

The result of the Montgomery multiplication of  $A$  by  $B$  is given by  $(AB+NY_0)/2^p$ . Before the computation starts, the registers of the multiplier are initialised as follows.

$N_0 = 00000003$   
 $Y_0 = 00000000$   
25  $RC = 0_00000000$   
 $B[t] = 6$   
 $N[t] = 3$

For the sake of simplicity, the registers  $R$  and  $C$  have been summed into register  $RC$ ,  
30 and the computation is performed 4 bits (a nibble) at the time, thus setting  $p=4$ .

1. Computation of the intermediate results, based on the partial products

$$\begin{array}{ll} N[t].Y0 & = 0\_0000000 \\ +B[t].A & = 4\_AA98FA54 \\ +RC/16 & = 0\_0000000 \\ =\text{Intermediate} & = 4\_AA98FA54 \end{array}$$

5

2. Find the first 4 bits of compensation value (Z) such that the 4 LSBs of *Intermediate*+*Z.N<sub>0</sub>* are all zero.

$$Z = 4$$

10 3. Add the partial product *Z.N<sub>0</sub>* to *Intermediate*

$$\begin{array}{ll} \text{Intermediate} & = 4\_AA98FA54 \\ +Z.N_0 & = 0\_0000000 \\ =RC & = 4\_AA98FA60 \end{array}$$

4. Update the registers with the new values and restart the cycle

15

$$N_0 = 00000023 \quad Y_0 = 00000004 \quad RC = 4\_AA98FA60 \quad B[t] = E \quad N[t] = 2$$

1. Computation of the intermediate results, based on the partial products

$$\begin{array}{ll} N[t].Y0 & = 0\_0000008C \\ +B[t].A & = A\_E364F2C4 \\ +RC/16 & = 0\_4AA98FA6 \\ =\text{Intermediate} & = B\_2E0E8272 \end{array}$$

2. Find first 4 bits of compensation (Z) such that the 4 lsb of *Intermediate*+*Z.N<sub>0</sub>* are all zero.

$$Z = A$$

25 3. Add the partial product *Z.N<sub>0</sub>* to *Intermediate*

$$\begin{array}{ll} \text{Intermediate} & = B\_2E0E8272 \\ +Z.N_0 & = 0\_0000015E \\ =RC & = B\_2E0E83D0 \end{array}$$

30 4. Update the registers with the new values and restart the cycle

$$N_0 = 00000723 \quad Y_0 = 000000A4 \quad RC = B\_2E0E83D0 \quad B[t] = A \quad N[t] = 7$$

1. Computation of the intermediate results, based on the partial products

$$\begin{aligned}
 N[t].Y0 &= 0\_0000047C \\
 +B[t].A &= 7\_C6FEF68C \\
 +RC/16 &= 0\_B2E0E83D \\
 =\text{Intermediate} &= 8\_79DFE345
 \end{aligned}$$

5 2. Find first 4 bits of compensation (Z) such that the 4 lsb of *Intermediate*+Z.N0 are all zero.

$$Z = 9$$

3. Add the partial product Z.N0 to *Intermediate*

$$\begin{aligned}
 \text{Intermediate} &= 8\_79DFE345 \\
 +Z.N0 &= 0\_0000403B \\
 =\text{SUM}_2 &= 8\_79E02380
 \end{aligned}$$

4. Update the registers with the new values and restart the cycle

$$N_0 = 00006723 \quad Y_0 = 000009A4 \quad RC = 8\_79E02380 \quad B[t] = 8 \quad N[t] = 6$$

15 This process is repeated until all the bits of  $Y_0$  are discovered. At this stage, the compensation phase is no longer needed so the computation iterates over the remaining bits of  $B$  and  $N$ . The step by step result at each phase is given by the following table:

	Cycle	$N_0$	$Y_0$	RC	$B[t]$	$N[t]$
20	0	XXXXXXXX	XXXXXXXX	XXXXXXXXXX	X	X
	1	00000003	00000000	0000000000	6	3
	2	00000023	00000004	04AA98FA60	E	2
	3	00000723	000000A4	0B2E0E83D0	A	7
	4	00006723	000009A4	0879E02380	8	6
25	5	00016723	000009A4	06C06A3480	D	1
	6	00816723	000A09A4	0A88602800	8	8
	7	07816723	000A09A4	06E1A24810	4	7
	8	D7816723	090A09A4	03CE530470	8	D
	9	D7816723	790A09A4	0CCFB7800	5	4
30	10	4D781672	790A09A4	0694A37956	E	A
	11	A4D78167	790A09A4	1007138AC1	E	7
	12	7A4D7816	790A09A4	0F331C6EEC	9	2

13	27A4D781	790A09A4	08E52B51B4	F	A
14	A27A4D78	790A09A4	10F3358755	A	A
15	AA27A4D7	790A09A4	0D9096AF69	7	4
16	4AA27A4D	790A09A4	082EE40AE8	7	F
5 17	F4AA27A4	790A09A4	0D0C374AAC	4	3
18	3F4AA27A	790A09A4	0558478DCE	E	5
19	53F4AA27	790A09A4	0D961B9BD4	A	C
20	C53F4AA2	790A09A4	0E4CD923F9	B	E
21	EC53F4AA	790A09A4	1011728ED1	F	7
10 22	7EC53F4A	790A09A4	0FFADBDE3B	E	7
23	77EC53F4	790A09A4	0F3258F423	C	0
24	077EC53F	790A09A4	0A485783EA	C	D
25	D077EC53	790A09A4	101F39EA3A	0	0
26	0D077EC5	790A09A4	0101F39EA3	0	0
15 27	00D077EC	790A09A4	00101F39EA	0	0
28	000D077E	790A09A4	000101F39E	0	0
29	0000D077	790A09A4	0000101F39	0	0
30	00000D07	790A09A4	00000101F3	0	0
31	000000D0	790A09A4	000000101F	0	0
20 32	0000000D	790A09A4	0000000101	0	0
33	00000000	790A09A4	0000000010	0	0
34	00000000	790A09A4	0000000001	0	0

Notice that the serial output result can be read directly as the right most nibble of the RC column. It is also interesting to notice the shifting pattern of  $N_0$ . From cycle 1 to 25 8, the register behavior is comparable to a stack, where the nibble are pushed from the left. From cycle 9 onward, the register behaves as a right shift register. The output of this register shall be used as the input of a comparator which detects if the results is greater or equal to  $N$ .

$$Y = 790A09A4$$

30  $RESULT = 1_01F39EA3_AA3B194E_C8954C16_00000000$

In the light of the foregoing description, it will be clear to the skilled man that various modifications may be made within the scope of the invention.

The present invention includes and novel feature or combination of features  
5 disclosed herein either explicitly or any generalisation thereof irrespective of whether  
or not it relates to the claimed invention or mitigates any or all of the problems  
addressed.

**CLAIMS**

1. Apparatus having inputs A, B and N, and an output S, said apparatus being arranged to perform a modular operation,  $S=A \cdot B \bmod N$ , the apparatus including a 2-stage Carry Save Adder (2-CSA) and a 1-stage Carry Save Adder (1-CSA), the 2-CSA being arranged to receive 5 input signals:
  - 5
    - $U_0$ , being the partial product of N and  $Y_0$ ;
    - $U_1$ , being the subtraction of a previous version of S and  $U_0$  wherein  $U_0$  is either N or 0 depending on the value of the comparison between the result of the previous iteration and N.
    - 10   $U_2$ , being the partial product of B with the current version of A;
    - $U_3$ , being  $S/2$
    - $U_4$ , being the carry output of the 1-CSA;
- 15 where result and carry outputs of the 2-CSA form two of three inputs to the 1-CSA, wherein the result (R) output of the 1-CSA is the desired result (S), and the third input to the 1-CSA is a compensation signal arranged to allow S to be calculated without knowing the constant  $J_0$ , where  $J_0 N <0> = -1 \bmod 2^p$ , where p is a block length into which A is sub-divided.
- 20 2. Apparatus as claimed in claim 1 wherein the compensation signal is arranged to equal a delayed version of N in the event that  $t < p$  and the Result (R) output of the 2-CSA equals '1'.
- 25 3. Apparatus as claimed in any one of the preceding claims wherein the 2-CSA includes two 1-CSA arranged in series.
- 30 4. Apparatus as claimed in any one of the preceding claims wherein while processing bits 0 to  $p-1$ , register  $Y_0$  is arranged such that the LSB of the Result (R) output of the 1-CSA is always '0'.
5. Apparatus as claimed in any one of the preceding claims wherein the apparatus is arranged to take the form of a custom integrated circuit.

6. Apparatus as claimed in claim 5 wherein the custom integrated circuit includes a digital signal processor (DSP).

7. An iterative method of performing a modular operation of  $S = A \cdot B \bmod N$ , where

5 A, B and N are encoded as multi-bit digital words, including the following steps:

- 10 a) setting  $S(-1)$  to 0, and  $i$  to 0
- b) setting  $S(i)$  to  $(S(i-1) + A \cdot B + NY_0)/2^p$
- c) setting  $S(i)$  to  $(S(i) - N)$  if  $S(i) \geq N$
- d) repeating steps b) and c)  $k$  times.

wherein:

i is a loop counter;

k is a number of blocks of  $p$  bits length into which A is divided;

15  $Y_0 = ((T \cdot J_0) \bmod 2^p)$ ;  
 $J_0N = -1 \bmod 2^p$ ; and

$Y_0$  is calculated one bit at a time, based on the fact that  $(T + NY_0)$  is a multiple of  $2^p$ .

**ABSTRACT**

**METHOD AND APPARATUS FOR PERFORMING MODULAR ARITHMETIC**

An apparatus and method is disclosed for performing the modular operation  $S=AB$  mod  $N$ . The apparatus is arranged such that the constant  $J_0$  which is ordinarily required in order to complete the operation is not required to be explicitly computed, 5 thus simplifying and speeding up the operation.

**Figure 4**



\*G00002\*



\*1671670



\*G00002\*

1/3



\*163163\*






FIGURE 1

**FIGURE 2****FIGURE 3**




FIGURE 4

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**